Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks - Groupe de Recherche en Architecture et Compilation pour les systèmes embarqués Accéder directement au contenu
Communication Dans Un Congrès Année : 2021

Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks

Résumé

We present a static analysis framework for real-time task systems running on multi-core processors. Our method analyzes tasks in isolation at the binary level and generates worst-case timing and memory access profiles. These profiles can then be combined to perform an interference analysis at the task system level, as part of a multi-core Worst-Case Response Time (WCRT) analysis. In this paper we introduce a formal description of the models and algorithmic building blocks composing our framework. We also discuss how the memory access profiles generated by our method could be used to feed existing state-of-the-art WCRT frameworks. To the best of our knowledge, it is the first time that a method is documented on how to produce sound, safe and precise inputs for interference analysis methods.
Fichier principal
Vignette du fichier
TIPS_ARCS(2).pdf (397.24 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03287067 , version 1 (08-12-2021)

Identifiants

Citer

Thomas Carle, Hugues Cassé. Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks. 34th International Conference on Architecture of Computing Systems (ARCS 2021), Jun 2021, Online, Germany. pp.19-34, ⟨10.1007/978-3-030-81682-7_2⟩. ⟨hal-03287067⟩
113 Consultations
49 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More